U.S. Department of Commerce, Patent and Trademark Office						Atty Docket No.		Sheet 1 of Serial No.	
C.C. 2-5					M-15338 US		Not yet assigned		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT					Applicant(s)				
(Use several sheets if necessary)					Nui Chong; Aaron Rogers; Kerry Ilgenstein				
(OSC SEVERAL SHEETS IT RECESSALY)					Filing Date Group		-		
					Herewith		Not yet assigned		
				n	Helewilli		Not yet assi	gnea	
Examiner	1	Document	U.S. 1	Patent Documents			Filing	Date	
Initial		Number	Date	Name	Class Subclass		If Appropriate		
Rto	AA	6,028,758	02/22/2000	Sharpe-Geisler					
(LTV)	AB	6,091,595	07/18/2000	Sharpe-Geisler					
	AC						·		
	AD						-		
	AE						-		
	AF		1	-					
	AG								
	AH								
	AI						-		
	AJ				· · · · · · · · · · · · · · · · · · ·		-		
	AK						+		
<u></u>	J	<u> </u>	Foreign	Patent Documents			-,		
							Translatio		
		Document	Date	Country	Class	Subclass	Yes	No	
	AL							 	
	AM								
	AN							<u> </u>	
	AO							1	
	AP		 				-	+	
···	l	OTHER A	ART (Including A	uthor, Title, Date, Pe	rtinent Pages, Et	c.)		٠	
RAD	AQ	ESD Protection For Mixed-Voltage I/O Using NMOS Transistors Stacked In A Cascode Configuration, by Warren R. Anderson et al., Digital Equipment Corporation, Shrewsbury, MA 01545							
Rtp	AR	U.S. patent application serial number 10/664,170, filed on 09/16/2003, entitled "Electrostatic Discharge Protection"							
RTP	AS	U.S. patent application serial number 10/769,174, filed on 01/29/2004, entitled "Electrostatic Discharge Simulation"							
xaminer	///llx	FC	Date Considere	d 4-1	2-06				
EXAMINER:				ot citation is in confor					